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Abstract. The paper describes design requirements of 
a basic stage (called MDAC - Multiplying Digital-to-
Analog Converter) of a pipelined ADC. There exist error 
sources such as finite DC gain of opamp, capacitor 
mismatch, thermal noise, etc., arising when the switched 
capacitor (SC) technique and CMOS technology are used. 
These non-idealities are explained and their influences on 
overall parameters of a pipelined ADC are studied. The 
pipelined ADC including non-idealities was modeled in 
MATLAB - Simulink simulation environment. 
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1. Introduction 
A pipelined ADC architecture offers good trade-off 
between conversion rate, resolution and power con-
sumption. Fig. 1 shows a conventional pipelined ADC 
architecture. It consists of several cascaded stages (each 
resolve n – bit), timing circuits and digital correction block. 
The concurrent operation of all pipelined stages makes this 
architecture suitable to achieve very high conversion rates. 
The overall speed is determined by the speed of the single 
stage. 
 
Fig. 1. Pipelined ADC architecture. 
First, the input signal vin is captured by the sample and 
hold amplifier. Second, this signal is quantized by the sub-
ADC, which produces a digital output (n – bit). This signal 
passes into the sub-DAC which converts it back to the 
analog signal. This analog signal is subtracted from the 
original sampled signal vin. The residual signal goes into 
the opamp where it is amplified to the full scale range. The 
residue for 1.5-bit stage is expressed mathematically by 
 ݒ௥௘௦ ൌ 2ݒ௜௡ െ ௥ܸ௘௙		if		ݒ௜௡ ൐ ଵସ ௥ܸ௘௙,  (1) 
 ݒ௥௘௦ ൌ 2ݒ௜௡ ൅ ௥ܸ௘௙		if		ݒ௜௡ ൏ െ ଵସ ௥ܸ௘௙,  (2) 
 ݒ௥௘௦ ൌ 2ݒ௜௡	otherwise  (3) 
where vin is input signal of MDAC and Vref is voltage 
reference, which depends on the maximum input signal 
swing. 
2. MDAC Design Requirements 
MDAC consists of four parts - sample and hold stage, 
sub-ADC, sub-DAC and subtracting and amplifying stage. 
All these parts are sources of non-idealities. It is necessary 
to know important blocks, which have indispensable 
influence onto overall properties, to achieve good 
parameters such as resolution, power consumption and 
speed. 
2.1 MDAC Resolution 
It is a difficult optimization problem to determine the 
optimal number of bits resolved in each stage [1][2][3]. 
Typically a multi-bit first stage results in lower power 
consumption and matching and also amplifier gain 
requirements of the following stages. However the 
implementation of multi-bit stage possesses two major 
challenges. First, low feedback factor limits the maximum 
sampling frequency to low-to-mid rates. Secondly, and 
more importantly, multi-bit DAC requires several floating 
switches. These floating switches are a serious impediment 
to the design of low-voltage SC circuits. Due to this reason 
a conventional 1.5-bit stage was employed. The SC 
technique was utilized in the design of the MDAC to 
obviate the need for floating switches [4]. 
2.2 Thermal Noise 
Thermal noise is caused by random movement of 
electrons in resistors. The thermal noise of resistor appears 
as white noise and its spectral power is  
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The integrated circuit capacitor can be defined as 
 ܥ, ൌ ܥ ൅ ߂ܥ (16)  
where ΔC is the mismatch error of capacitor C. 
Then, the ratio of C´F to C´S can be written as 
 ஼
,ೄ
஼,ಷ ൌ
஼ೄା௱஼ೄ
஼ಷା௱஼ಷ.  (17) 
Accuracy of capacitor ratio can be improved if the 
difference of the mismatch errors of both capacitors is as 
small as possible. A mismatch error in the accuracy of 
capacitor ratio due to over-etching can be minimized by 
implementing capacitors with an array of small equal sized 
unit capacitors. A mismatch error in the ratio accuracy of 
capacitors due to the variation of oxide thickness can be 
minimized by laying out capacitors in common centroid 
geometry. 
The influence of capacitor mismatch on the transfer 
function of 1.5-bit MDAC is illustrated in Fig. 8. The 
dotted line represents ideal transfer function and the full 
line shows transfer function with capacitor mismatch. The 
INL, DNL for C S´ = CS + 0.1CS is shown at the right side. 
Ideal ENOB is 10 bits and after inclusion of mismatching 
should be closely 10 bits. Therefore good matched 
capacitor is needed. 
Conclusions 
This work deals with basic block of pipelined ADC 
design requirements. In the first step MATLAB – Simulink 
model was created, where the ADC resolution, offset of the 
comparators, gain of the opamp and capacitor mismatch 
error can be set. Influence of comparator offset is small 
thanks to RSD correction. However the RSD correction of 
offset is not infinite – depends mainly on a MDAC 
resolution [1]. Minimum open loop gain of opamp is 
defined in (13) and minimum opamp bandwidth in (14). An 
exact value capacitor is impossible to be fabricated, but 
mismatch error in the ratio accuracy of capacitors due to 
the variation of oxide thickness can be minimized enough 
by laying out capacitors in common centroid geometry. 
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